Efficient Verification Of Mixed-Signal Series IP Using UVM
Interface IP are an integral part of systems-on-chips (SoC) that include mobile, automotive, or networking applications and are primarily used for transmitting data over a physical medium between a...
View ArticleClik here to view.
Extending The Benefits Of UVM To Include AMS: An Update On Accellera’s...
By Tom Fitzpatrick and Peter Grove SoC teams can be divided up into design and verification groups. For digital designs, the Universal Verification Methodology (UVM), initially developed by Accellera...
View ArticleUnderstanding UVM Coverage For RISC-V Processor Designs
Attempting to achieve complete RISC-V verification requires multiple methodologies employing a wide range of relevant tools, including: • Coverage driven simulation based on UVM constrained random...
View ArticleUniversal Verification Methodology Coverage For Bluespec RISC-V Cores
Attempting to achieve complete RISC-V verification requires multiple methodologies, one of which is coverage driven simulation based on UVM constrained random methods and complaint with the Universal...
View ArticleWhat Happened To Portable Stimulus?
In June 2018, Accellera released the initial version of the Portable Test and Stimulus Standard (PSS), a new verification language that was slated to be the first new abstraction defined within EDA for...
View ArticleVerification Tools Straining To Keep Up
Verification engineers are the unsung heroes of the semiconductor industry, but they are at a breaking point and desperately in need of modern tools and flows to deal with the rapidly increasing...
View ArticleA Novel Approach For Hardware-Software Co-Verification
The complexity of system on chips (SoCs) continues to grow rapidly. Accordingly, new standards and methodologies are introduced to overcome these verification challenges. The Portable Test and Stimulus...
View ArticleClik here to view.
Simplifying HW/SW Co-Verification With PSS Led UVM And C Tests
By Todd Burkholder, Wael Abdelaziz Mahmoud, Tom Fitzpatrick, Vishal Baskar, and Mohamed Nafea The complexity of system on chips (SoCs) continues to grow rapidly with the integration of more...
View ArticleA Novel Approach For HW/SW Co-Verification
The complexity of system on chips (SoCs) continues to grow rapidly. Accordingly, new standards and methodologies are introduced to overcome these verification challenges. The Portable Test and Stimulus...
View ArticleClik here to view.
Analog Creates Ripples in Digital Verification
We live in an analog world, but analog has been minimized whenever possible. At some point digital and analog must come together in every electronic device, and that has long been an area where errors...
View Article