Clik here to view.
Inside UVM, Take Three
The reason why UVM came up with such phases is because synchronization among all design-testbench was necessary. Using Verilog and VHDL, verification engineers did not have facilities such as clocking...
View ArticleClik here to view.
Get Ready For Verification 3.0
Jim Hogan, managing partner of Vista Ventures, LLC, is perhaps the best-known investor in the EDA space. Recently, he has been focusing time and attention on verification startups, including cloud...
View ArticleClik here to view.
Verification As A Flow
Semiconductor Engineering sat down to discuss the transformation of verification from a tool to a flow with Vladislav Palfy, global manager application engineering for OneSpin Solutions; Dave Kelf,...
View ArticleClik here to view.
Verification As A Flow
Semiconductor Engineering sat down to discuss the transformation of verification from a tool to a flow with Vladislav Palfy, global manager application engineering for OneSpin Solutions; Dave Kelf,...
View ArticleClik here to view.
Verification As A Flow
Semiconductor Engineering sat down to discuss the transformation of verification from a tool to a flow with Vladislav Palfy, global manager application engineering for OneSpin Solutions; Dave Kelf,...
View ArticleClik here to view.
Updated UVM Cookbook Supports IEEE 1800.2 Standard And Emulation
I’m happy to announce that we at Mentor have just released a fully-updated version of our popular UVM Cookbook, which is available online here. Cookbook Overview Diagram The Universal Verification...
View ArticleClik here to view.
Accessing Registers With UVM-RAL
As a digital design or verification engineer you know that certain features or configurations of the device can be achieved by programming some registers to set values. For example, a 32-bit register...
View ArticleClik here to view.
Is Software Necessary?
Hardware must be capable of running any software. While that might have been a good mantra when chips were relatively simple, it becomes an impossible verification task when dealing with SoCs that...
View ArticleMake-Or-Break Time For Portable Stimulus
I’m pretty upbeat when it comes to portable stimulus. Or maybe it’d be better to say I’m pretty upbeat on the idea of portable stimulus. While doing my best to brush aside the usual EDA propaganda...
View ArticleWeek In Review: Design, Low Power
Tools & Standards Mentor uncorked a PCB design platform for non-specialist PCB engineers focused on multi-dimensional verification. The Xpedition platform can integrate a range of verification...
View ArticleClik here to view.
Debug Tops Verification Tasks
Verification engineers are spending an increased percentage of their time in debug — 44%, according to a recent survey by the Wilson Research Group. There are a variety or reasons for this, including...
View ArticleClik here to view.
EDA Grabs Bigger Slice Of Chip Market
EDA revenues have been a fairly constant percentage of semiconductor revenues, but that may change in 2019. With new customers creating demand, and some traditional customers shifting focus from...
View ArticleHow to Connect Questa VIP to the Processor Verification Flow
Learn how to incorporate Questa VIP into your existing RISC-V verification flow. This step-by-step tutorial, prepared by Codasip’s verification experts, explains the concepts of combining automatically...
View ArticleClik here to view.
Can Debug Be Tamed?
Debug consumes more time than any other aspect of the chip design and verification process, and it adds uncertainty and risk to semiconductor development because there are always lingering questions...
View ArticleClosing Functional And Structural Coverage On RTL Generated By High-Level...
Most hardware design teams have a verification methodology that requires a deep understanding of the RTL to reach their verification goals, but this type of methodology is difficult to apply to the...
View ArticleClik here to view.
Data-Driven Verification Begins
Semiconductor Engineering sat down to discuss data-driven verification with Yoshi Watanabe, senior software architect at Cadence; Hanan Moller, systems architect at UltraSoC; Mark Conklin, principal...
View ArticleWeek In Review: Design, Low Power
A new working group has been proposed by Accellera to focus on the standardization of analog/mixed signal extensions (AMS) for the Universal Verification Methodology (UVM) standard. “Our ambition is to...
View ArticleClik here to view.
Evolution Of Verification Engineers
Semiconductor Engineering sat down to discuss the implications of having an executable specification that drives verification with Hagai Arbel, chief executive officer for VTool; Adnan Hamid, chief...
View ArticleClik here to view.
The Growing Impact Of Portable Stimulus
It has been a year since Accellera’s Portable Test and Stimulus Specification became a standard. Semiconductor Engineering sat down to discuss the impact it has had, and the future direction of it,...
View ArticleExtending Portable Stimulus
It has been a year since Accellera’s Portable Test and Stimulus Specification became a standard. Semiconductor Engineering sat down to discuss the impact it has had, and the future direction of it,...
View Article